I. INTRODUCTION N the past few years, several techniques [1]-[3] have I been presented that measure the effective channel length ( LeR) and external resistance (R,,,) of MOS transistors. They have been developed because of the inaccuracy involved in using standard methods as MOSFET channel dimensions are reduced to below 1.0 pm. Also, the use of lightly doped drain (LDD) structures has made measurement of the parasitic resistance more important for modeling transistor performance [4] , [ 5 ] . An analysis of several electrical techniques using device simulation indicated that various physical factors influenced parameter extraction routines and suggested some modifications to correct these problems [ 6 ] , [7] . In this study, various techniques are used to measure LeR and Rext for both conventional and LDD MOSFET's fabricated in a submicrometer CMOS process, and the limitations involved in their application are discussed.
EXTRACTION METHODS
For an MOS device operating in the linear region, the total dc resistance can be modeled as [8] R b = V h / I h = A x (Leff) + Rex, ( 5 ) L, is the mask length of the device and dL is the reduction of the length from L, due to poly undercut, sourceldrain diffusion, etc. All other symbols have their usual meanings. A plot of Rds versus L, can be fitted by standard linear regression algorithms [9] to find both the A (slope) and B (y-intercept) parameters. If a series of differing bias conditions is applied, a family of Rds -L, lines can be used to obtain a set of ( A , B ) points. Analyzing a plot of B versus A by regression can determine the values of dL (slope) and Re,, (y-intercept). A more complete treatment of the extraction method and its assumptions can be found in [8]. The most questionable assumption in the model is that dL and Re,, are constants for the range of biases used. It has been shown that this may not be the case, especially for LDD devices [5] , 161. For this reason, the use of small bias ranges for individual dL and Re,, calculations is preferable.
There are essentially two ways to vary the bias conditions to create this family of Rds versus L, lines: 1) fix V,, and vary V,,, as in [l] or 2) fix V,, and vary V,,, as in [4] .
It was noted [l], [8]
that if the devices used had differing V, values, the proper method was to adjust V,, so that V,, -V, = Vgsr was equal for all transistor lengths. This new method, termed the gate-drive (GD) technique, then varies VgSt to produce the data needed for parameter extraction. Fig. 1 shows the use of the GD method to obtain dL and Re,, for a conventional MOS device. In order to eliminate the geometry (or short-channel) effect associated with substrate bias methods, a substrate-bias gate-drive (SBGD) routine was developed [6] , [7] . In this method, VEs of the longest device remains constant for all substrate biases. Since V, varies with V,,, each set of Rds -L, data in the SBGD method is found from a particular ( V,,,, V,,) combination. Fig. 2 The determination of V, for each transistor was also found to be critical, especially when using small gate drives [7] . A standard technique for obtaining V, uses the linear region Zds-Vgs curve. At the point of maximum transconductance ( G, = AZds/AVgs), the curve is linearly extrapolated to zero current. The gate voltage corresponding to this point is the threshold voltage. This method was shown to be sensitive to ReXt, although it was noted that a first-order resistance correction adjusted V, to give satisfactory results [7] . The authors suggested that the use of a fixed-current method, wheke V, is the gate voltage corresponding to a specified Zdr (normalized to unit W,/L,), was more consistent.
EXPERIMENTAL DETAILS
Both conventional and LDD devices with L, = 1.0, 1.5,2.0, 3.0, and 10.0 pm, and W, = 25.0 pm were used for the Lcff and Re,, measurements. These devices were built in a submicrometer CMOS process. Table I shows some processing details for the three NMOS device structures (CONV, LDDl, LDD2) fabricated. The p-channel transistors did not have LDD structures. Table I1 shows parametric data for L, = 0.6 pm devices made in this process. The linear region data for the techniques was taken using an HP4145 Semiconductor Parameter Analyzer controlled by an HPlOOO computer. The biases applied (with opposite polarity for PMOS) were Vb, = 0 to -5 V; V,, was 0 to 5 V in 50-mV increments; Vd, = 50 mV for all data points. The GD and SBGD methods were analyzed using both fixed-current (Id, = 0.2 pA X W,/L,) and maximum G, techniques for determination of the threshold voltage. This resulted in four methods being compared:
1) GD using fixed-current V,: GD(Ids) 2) SBGD using fixed-current V,:
SBGD ( Id,) 3) GD using maximum slope V,: While small variations in dL and Rex, occurred if the selection of mask lengths and bias conditions was changed, the overall trends were not altered. Fig. 3(a) shows the dL versus V,,, measurements for the CONV MOSFET's using the SBGD ( 4 ) and SBGD ( G,) techniques. For V,,, > 1 V, the agreement is very good, but for smaller V,,,, the SBGD(Id,) method indicates a slight increase in dL while SBGD ( G,) shows a small decrease. Fig. 4(a) , a plot of Rex, versus V,,, for LDDl transistors shows that the GD (Ids) and GD ( G,) techniques follow the same pattern. In fact, this pattern emerged for both dL and Rex, for all three device types. The modulation of source/drain carrier concentrations by gate bias, which occurs in an LDD transistor [5] , would cause dL and Rex, to increase for smaller V,,,. This suggests that the SBGD ( G,) and GD ( G,) methods predict incorrect trends at the lower Vgsr. values. The cause of this inconsistency is the V, calculation since it is the only difference between these methods and the others used. It is not surprising that the fixed-current methods are more accurate at small V,,, values when you consider how the different V, calculations fit the linear region model. The dL, Rex, extraction methods used assume that the intrinsic channel resistance/ unit channel length ( A parameter) is equal for all devices at a given bias ( Vggst, Vb,) condition. Using a fixed-current V, calculation requires the total resistancelunit mask length to be equal for all devices at V,, = V,, while the G, ex- that equivalent dL and Rex, values will be found using either the fixed-current or corrected G, calculations of V,.
IV. RESULTS AND ANALYSIS
For V,,, < 0.5 V, the fixed-current and corrected G, methods also project nonphysical behavior, which implies that the techniques violate the model assumptions at very low gate drives.
Figs. 5 and 6 plot dL versus V,,, data using the SBGD(Ids) and GD(Id,) methods for the CONV and LDDl devices. On both plots, the GD technique indicates a larger change of dL and also depicts a sharp drop for V,,, > 2 V. Fig 7 shows Rex, versus V,,, values for these two techniques using LDD2 data. Here the curves are in good agreement with each other although the GD ( Zd,) data is not as smooth. Fig. 8 is a plot of the B versus A linear correlation coefficient [9] versus V,,, for the two methods and all three device structures. For Vgs, > 2.0 V, the cor- relation coefficient for the GD ( Zds) method starts to decrease rapidly. Figs. 9 and 10 explain why. For V,,, = 0.5 V, the range of ( A , B ) values is very large (Fig. 9 ), but it is much smaller at V,,, = 2.5 V (Fig. lo) 
low V,,, drives were very similar, except that the upper VgSt usable was --4.0 versus 3.5 V for n-channel devices. This is due to the higher intrinsic channel resistance of the PMOS devices, so that Rds variations are less significant. Figs. 11 and 12 are representative plots of dL
and Rex, for the PMOS transistors. "LDD1" and "LDD2" refer to the process used to fabricate the devices, not the type of structure. This study examined the practical application of four techniques used to measure Lefi and Re,,. Both conventional and two LDD structures fabricated in a submicrometer CMOS process were used. The results indicate that all the extraction methods are applicable to both n-channe1 and p-channel devices, although some are only valid over a small range of gate biases. Inconsistencies in applying V, calculations to the extraction equations set a lower limit for Vgs, of -0.5 V, while the upper limit of 2.0-4.0 V arises due to imprecision in Rds measurements influencing the double regression steps involved in the techniques. The SBGD ( 4 ) method was applicable over a wider range of bias conditions than the other techniques analyzed and is easier to implement, which makes it the most suitable technique. Tables I11 and IV give dL and Rex, data for the SBGD ( I d , ) method for all three processes and both NMOS and PMOS devices.
Unfortunately, it is difficult to independently verify the results of these measurements quantitatively. SEM techniques used on conventional device structures show good agreement with the electrical techniques [lo] , but are not easily applied to LDD transistors. Physical trends such as
